

# MOS INTEGRATED CIRCUIT

# $\mu$ PD754302,754304,754302(A),754304(A)

#### 4-BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD754304 is one of the "75XL Series" 4-bit single-chip microcontrollers with data processing capability comparable to that of 8-bit microcontrollers. The  $\mu$ PD754303(A) has a higher reliability than the  $\mu$ PD754304.

The microcontrollers in the 75XL Series have expanded CPU functions than those of the 75X Series and can operate at a voltage of as low as 1.8 V; therefore, they are ideal for battery-driven application systems.

As the one-time PROM version of the  $\mu$ PD754304, the  $\mu$ PD75P4308 is ideal for evaluation of a system under development or for small-scale production of application systems.

Detailed information about functions can be found in the following document. Be sure to read the following document before designing.

 $\mu$ PD754304 User's Manual: U10123E

#### **FEATURES**

- Low-voltage operation: VDD = 1.8 to 5.5 V
- Internal memory

Program memory (ROM):

 $2048 \times 8$  bits ( $\mu$ PD754302, 754302(A))

 $4096 \times 8$  bits ( $\mu$ PD754304, 754304(A))

Data memory (RAM):  $256 \times 4$  bits

 Variable instruction execution time effective for highspeed operation and power saving

0.95, 1.91, 3.81, or 15.3  $\mu$ s (at 4.19 MHz)

0.67, 1.33, 2.67, or 10.7 μs (at 6.0 MHz)

- Internal serial interface (1 channel)
- Powerful timer function (3 channels)
- Inherits instruction set of existing 75X Series for easy replacement

#### **APPLICATIONS**

- μPD754302, 754302(A)
   Cordless telephones, TVs, VCRs, audio systems, household appliances, office machines, etc.
- μPD754304, 754304(A)
   Automotive appliance, etc.
- \* The  $\mu$ PD754302 and 754304 differ from the  $\mu$ PD754302(A) and 754304(A) only in terms of their quality grade. Unless otherwise specified, the  $\mu$ PD754304 is treated as a representative model in this Data Sheet.

For the models other than the  $\mu$ PD754304,  $\mu$ PD754304 can be read as the other model name.

If different descriptions are made for the  $\mu$ PD754302 and 754304, the (A) models correspond as follows:  $\mu$ PD754302  $\rightarrow \mu$ PD754302(A),  $\mu$ PD754304  $\rightarrow \mu$ PD754304(A)

The information in this document is subject to change without notice.



#### **ORDERING INFORMATION**

	Parts Number	Package	Quality Grade
	$\mu$ PD754302GS- $\times$ $\times$	36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)	Standard
	$\mu$ PD754304GS- $\times$ $\times$	36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)	Standard
*	$\mu$ PD754302GS(A)- $\times$ $\times$	36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)	Special
*	$\mu$ PD754304GS(A)- $\times$ $\times$	36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)	Special

Remark × indicates a ROM code number.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

#### $\star$ Difference between $\mu$ PD75430 $\times$ and $\mu$ PD75430 $\times$ (A)

Parts Number	μPD754302	μPD754302(A)
Item	μPD754304	μPD754304(A)
Quality grade	Standard	Special



#### **Functional Outline**

Parameter			Function			
Instructi	on execution time			0.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz with system clock)		
			• 0	• 0.67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz with system clock)		
On-chip	memory	ROM		$48 \times 8 \text{ bits } (\mu \text{PD754302})$		
			409	$96 \times 8 \text{ bits } (\mu \text{PD754304})$		
		RAM	256	S × 4 bits		
General	-purpose register			I-bit operation: 8 × 4 banks		
			• 8	B-bit operation: 4 × 4 banks		
Input/	CMOS input		8	On-chip pull-up resistors can be specified by software: 7		
output port	CMOS input/ou	ıtput	18	On-chip pull-up resistors can be specified by software: 18		
	N-ch open-drai input/output pir		4	13 V withstand voltage. On-chip pull-up resistors can be specified by mask option.		
	Total		30	30		
Timer			3 c	3 channels		
			8-bit timer/event counter: 2 channels (16-bit timer/event counter)			
			Basic interval timer/watchdog timer: 1 channel			
Serial in	iterface		3-wire serial I/O mode MSB or LSB can be selected for transferring top bit			
			2-wire serial I/O mode			
Bit sequ	ential buffer		16	16 bits		
Clock or	utput (PCL)		• 0	• Φ, 524, 262, 65.5 kHz (@ 4.19 MHz with system clock)		
Vectored interrupts			External: 3, Internal: 4			
Test input			External: 1			
System clock oscillator		Ceramic or crystal oscillator				
Standby function		STOP/HALT mode				
Operating ambient temperature		$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$				
Power supply voltage			V <sub>DD</sub> = 1.8 to 5.5 V			
Package	<del></del>		36-	36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)		
9						

## CONTENTS


1.	PIN CONFIGURATION (Top View)	6
2.	BLOCK DIAGRAM	8
3.	PIN FUNCTION	9
	3.1 Port Pins	9
	3.2 Non-port Pins	
	3.3 Pin Input/Output Circuits	
	3.4 Recommended Connections for Unused Pins	13
4.	SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE	
	4.1 Difference between Mk I and Mk II Modes	
	4.2 Setting Method of Stack Bank Select Register (SBS)	15
5.	MEMORY CONFIGURATION	16
6.	PERIPHERAL HARDWARE FUNCTIONS	
	6.1 Digital Input Ports	
	6.2 Clock Generator	
	6.3 Clock Output Circuit	
	6.4 Basic Interval Timer/Watchdog Timer	
	6.5 Timer/Event Counter	
	6.6 Serial Interface	
	6.7 Bit Sequential Buffer	29
7.	INTERRUPT FUNCTION AND TEST FUNCTION	30
8.	STANDBY FUNCTION	32
9.	RESET FUNCTION	33
10.	MASK OPTION	36
11.	INSTRUCTION SETS	37
12.	ELECTRICAL SPECIFICATIONS	49
13.	CHARACTERISTICS CURVES (REFERENCE VALUES)	61
14.	PACKAGE DRAWING	63
15.	RECOMMENDED SOLDERING CONDITIONS	64

APPENDIX A.	COMPARISON OF FUNCTIONS AMONG $\mu$ PD750004, 754304, AND 75P4308	65
APPENDIX B.	DEVELOPMENT TOOLS	67
APPENDIX C.	RELATED DOCUMENTS	70

#### 1. PIN CONFIGURATION (Top View)

#### 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)

 $\mu$ PD754302GS-xxx,  $\mu$ PD754302GS(A)-xxx  $\mu$ PD754304GS-xxx,  $\mu$ PD754304GS(A)-xxx



IC: Internally Connected (Connect directly this pin to VDD.)

#### PIN IDENTIFICATION

KR0-KR7: Key Return 0-7

: Serial Clock

: Serial Input

: Serial Output: Serial data Bus 0

SCK

SB0

SI SO

 P00-P03 :
 PORT0
 RESET
 :
 Reset Input

 P10-P13 :
 PORT1
 TI0, TI1 :
 Timer Input 0, 1

 P20-P23 :
 PORT2
 PT00, PT01:
 Programmable Timer Output 0, 1

P30-P33 : PORT3 PCL : Programmable Clock
P50-P53 : PORT5 INT0, 1, 4 : External Vectored Interrupt 0, 1, 4

P60-P63: PORT6 INT2: External Test Input 2

P70-P73: PORT7 Vss : GND


P80, P81: PORT8 X1, X2 : System Clock Oscillation 1, 2

IC : Internally Connected

VDD : Positive Power Supply

7

**BLOCK DIAGRAM** 



**Notes 1.** The  $\mu$ PD754302 and  $\mu$ PD754304 program counters are 11 and 12 bits, respectively.

2. The ROM capacity of the  $\mu$ PD754302 is 2048  $\times$  8 bits, and that of the  $\mu$ PD754304 is 4096  $\times$  8 bits.

#### 3. PIN FUNCTION

#### 3.1 Port Pins

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit TYPE Note 1
P00	Input	INT4	4-bit input port (PORT0).	×	Input	B
P01	Input/Output	SCK	For P01 to P03, on-chip pull-up resistors			F-A
P02	Input/Output	SO/SB0	can be specified by software in 3-bit units.			F-B
P03	Input	SI				В-с
P10	Input	INT0	4-bit input port (PORT1).	×	Input	B-C
P11		INT1	On-chip pull-up resistors can be specified			
P12		INT2	by software in 4-bit units.  Noise elimination circuit can be selected			
P13		TI0/TI1	(Only P10/INT0)			
P20	Input/Output	PTO0	4-bit input/output port (PORT2).	×	Input	E-B
P21		PTO1	On-chip pull-up resistors can be specified			
P22		PCL	by software in 4-bit units.			
P23		-				
P30	Input/Output	-	Programmable 4-bit input/output port	×	Input	E-B
P31	P31		(PORT3).			
P32		-	This port can be specified for input/output bit-wise. On-chip pull-up resistor can be			
P33		-	specified by software in 4-bit units.			
P50-P53 Note 2	Input/Output	-	N-ch open-drain 4-bit input/output port (PORT5). A pull-up resistor can be contained bit-wise (mask option). Withstand voltage is 13 V in open-drain mode.	×	High level (when pull-up resistors are provided) or high- impedance	M-D
P60	Input/Output	KR0	Programmable 4-bit input/output port	√	Input	F-A
P61		KR1	(PORT6). This port can be specified for input/output			
P62		KR2	bit-wise.			
P63		KR3	On-chip pull-up resistors can be specified by software in 4-bit units.			
P70	Input/Output	KR4	4-bit input/output port (PORT7).		Input	F-A
P71	KR5 KR6		On-chip pull-up resistors can be specified			
P72			by software in 4-bit units.			
P73		KR7	1			
P80	Input/Output	-	2-bit input/output port (PORT8).	×	Input	E-B
P81		_	On-chip pull-up resistors can be specified by software in 2-bit units.			

Notes 1. Circled characters indicate the Schmitt-trigger input.

2. If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port), low level input leakage current increases when input or bit manipulation instruction is executed.




## 3.2 Non-port Pins


Pin Name	Input/Output	Alternate Function	Function		After Reset	I/O Circuit TYPE Note
TIO/TI1	Input	P13	Inputs external event pulses to the timer/event counter.		Input	B-C
PTO0	Output	P20	Timer/event counter output		Input	E-B
PTO1		P21				
PCL		P22	Clock output			
SCK	Input/Output	P01	Serial clock input/output		Input	F-A
SO/SB0		P02	Serial data output Serial data bus input/output	t		F-B
SI	Input	P03	Serial data input			B-C
INT4	Input	P00	Edge detection vectored interrupt input (both rising edge and falling edge detection)		Input	B
INT0	Input	P10	Edge detection vectored interrupt input (detection edge can be selected). INTO/P10 can select a	Asynchronous with noise elimination circuit can be selected	Input	B-C
INT1		P11	noise elimination circuit.	Asynchronous		
INT2	Input	P12	Edge detection testable input (rising edge detection)	Asynchronous	Input	B-C
KR0-KR3	Input	P60-P63	Testable input (falling edge	detection)	Input	F-A
KR4-KR7		P70-P73				
X1	Input	-	Crystal/ceramic connection pin for the system clock oscillator. When inputting the external		-	_
X2	_		clock, input the external clock to pin X1, and the inverted phase of the external clock to pin X2.			
RESET	Input		System reset input (low-level active)		-	B
IC	-		Internally connected. Connect directly to VDD.		-	-
V <sub>DD</sub>	-	-	Positive power supply		ı	-
Vss	_	_	Ground potential		_	_

Note Circled characters indicate the Schmitt-trigger input.

#### 3.3 Pin Input/Output Circuits

The  $\mu$ PD754304 pin input/output circuits are shown schematically.





#### 3.4 Recommended Connections for Unused Pins

Table 3-1. List of Recommended Connections for Unused Pins

\*

\*

\*

\*

Pin	Recommended Connection
P00/INT4	Connect to Vss or Vpd
P01/SCK	Connect to Vss or Vpd through the resistor individually
P02/SO/SB0	
P03/SI	Connect to Vss
P10/INT0-P12/INT2	Connect to Vss or VDD
P13/TI0/TI1	
P20/PTO0	Input state : Connect to Vss or VDD through the resistor
P21/PTO1	individually
P22/PCL	Output state: Leave open
P23	
P30-P33	
P50-P53	Input state : Connect to Vss
	Output state: Connect to Vss (Pull-up resistor by mask
	option should not be connected)
P60/KR0-P63/KR3	Input state : Connect to Vss or VDD through the resistor
P70/KR4-P73/KR7	individually
P80, P81	Output state: Leave open
IC	Connect to VDD directly

#### 4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

#### 4.1 Difference between Mk I and Mk II Modes

The CPU of  $\mu$ PD754304 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by the bit 3 of the stack bank select register (SBS).

Mk I mode: Can be used in the 75XL CPU with a ROM capacity of up to 16K bytes.

• Mk II mode: Can be used in all the 75XL CPU's including those products whose ROM capacity is more than 16K bytes.

Table 4-1. Differences between Mk I Mode and Mk II Mode

	Mk I mode	Mk II mode
Number of stack bytes for subroutine instructions	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Not available	Available
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

# Caution The Mk II mode supports a program area exceeding 16K bytes in the 75X and 75XL series. This mode can improve software compatibility with products with a program area of more than 16K bytes.

When Mk II mode is selected, the number of stack bytes when a subroutine call instruction is executed is greater by 1 byte per stack compared with the Mk I mode. When the CALL laddr or CALLF lfaddr instruction is used, one more machine cycle is required. To emphasize the efficiency of the RAM and processing speed rather than software compatibility, therefore, use the Mk I mode.

#### 4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the SBS. Figure 4-1 shows the format. The SBS is set by a 4-bit memory manipulation instruction.

When using the Mk I mode, the SBS must be initialized to 1000B at the beginning of a program. When using the Mk II mode, it must be initialized to 0000B.




Figure 4-1. Stack Bank Select Register Format

Caution Since SBS. 3 is set to "1" after a RESET signal is generated, the CPU operates in the Mk I mode. When executing an instruction in the Mk II mode, set SBS. 3 to "0" to select the Mk II mode.

#### 5. MEMORY CONFIGURATION

• Program Memory (ROM) .... 2048  $\times$  8 bits ( $\mu$ PD754302) .... 4096  $\times$  8 bits ( $\mu$ PD754304)

#### • Addresses 0000H and 0001H

Vector table wherein the program start address and the values set for the RBE and MBE at the time a RESET signal is generated are written. Reset and start are possible at an arbitrary address.

#### Addresses 0002H-000DH

Vector table wherein the program start address and values set for the RBE and MBE by the vectored interrupts are written. Interrupt execution can be started at an arbitrary address.

#### • Addresses 0020H-007FH

Table area referenced by the GETI instruction Note.


**Note** The GETI instruction realizes a 1-byte instruction on behalf of an arbitrary 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the program steps.

#### Data Memory (RAM)

- Data area .... 256 words × 4 bits (000H-0FFH)
- Peripheral hardware area .... 128 words × 4 bits (F80H-FFFH)

Figure 5-1. Program Memory Map (1/2)

#### (a) $\mu$ PD754302




Note Can be used in the Mk II mode only.

**Remark** In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-1. Program Memory Map (2/2)

#### (b) $\mu$ PD754304



\* Note Can be used in the Mk II mode only.

**Remark** In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.




Figure 5-2. Data Memory Map



#### 6. PERIPHERAL HARDWARE FUNCTIONS

#### **6.1 Digital Input Ports**

The following three types of I/O ports are provided.

CMOS input (Ports 0, 1) : 8
 CMOS I/O (Ports 2, 3, 6 to 8) : 18
 N-ch open-drain I/O (Port 5) : 4
 Total 30

Table 6-1. Types and Features of Digital Ports

Port Name	Function	Operation	Operation, Features			
PORT0	4-bit input	When serial interface function has output function depending	Multiplexed with INT4, SCK, SO/SB0, and SI pins			
PORT1		Input port.	Multiplexed with INT0 through INT2 and TI0/TI1 pins.			
PORT2	4-bit I/O	Can be set in input or outpu	Multiplexed with PTO0, PTO1, and PCL pins.			
PORT3		Can be set in input or outpu	_			
PORT5	4-bit I/O (N-ch open- drain, 13 V)	Can be set in input or outpu resistor can be connected in				
PORT6	4-bit I/O	Can be set in input or Ports 6 and 7 are used in output mode in 1-bit units. pairs and can input or		Multiplexed with KR0 through KR3 pins.		
PORT7		Can be set in input or output mode in 4-bit units.	Multiplexed with KR4 through KR7 pins.			
PORT8	2-bit I/O	Can be set in input or outpu	_			

#### 6.2 Clock Generator

#### · Clock generator configuration


The clock generator provides the clock signals to the CPU and peripheral hardware and its configuration is shown in Figure 6-1.

The operation of the clock generator is set with the processor clock control register (PCC).

The instruction execution time can be changed.

- 0.95, 1.91, 3.81, 15.3  $\mu$ s (system clock operating at 4.19 MHz)
- 0.67, 1.33, 2.67, 10.7  $\mu$ s (system clock operating at 6.0 MHz)

Figure 6-1. Clock Generator Block Diagram



Note Instruction execution

**Remarks 1.** fx = System clock frequency


- **2.**  $\Phi = CPU clock$
- 3. PCC: Processor Clock Control Register
- 4. One clock cycle (tcx) of the CPU clock is equal to one machine cycle of the instruction.

#### 6.3 Clock Output Circuit

The clock output circuit outputs clock pulses from the P22/PCL pin, and is used to apply for remote controller waveform output or to supply clock pulse peripheral LSIs.

Clock output (PCL) : Φ, 524, 262, 65.5 kHz (during 4.19-MHz operation)
 Φ, 750, 375, 93.8 kHz (during 6.0-MHz operation)

Figure 6-2. Clock Output Circuit Block Diagram




**Remark** Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

#### 6.4 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- Interval timer operation to generate a reference time interrupt
- Watchdog timer operation to detect a runaway of program and reset the CPU
- Selects and counts the wait time when the standby mode is released
- · Reads the contents of counting

Figure 6-3. Basic Interval Timer/Watchdog Timer Block Diagram



Note Instruction execution

#### 6.5 Timer/Event Counter

The  $\mu$ PD754304 has two channels of timer/event counters. Its configuration is shown in Figures 6-4 and 6-5.

The timer/event counter has the following functions.

- Programmable interval timer operation
- Square wave output of any frequency to the PTOn pin (n = 0, 1)
- Event counter operation
- Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency divider operation).
- Supplies the shift clock to the serial interface circuit.
- · Reads the count value.

The timer/event counter operates in the following two modes as set by the mode register.

Table 6-2. Operation Modes of Timer/Event Counter


Channel	Channel 0	Channel 1
8-bit timer/event counter mode	√	√
16-bit timer/event counter mode	1	J

Internal bus ا 8 ل TM0 PORT 2.0 | Bit 2 of PMGB TOE0 8 TM06 TM05 TM04 TM03 TM02 TM01 TM00 T0 P20 Port 2 PORT1.3 TMOD0 enable flag output latch I/O mode Decoder Modulo register (8) ₹8 > -○ P20/PTO0 Match TOUT Output buffer Comparator (8) Input buffer F/F ➤ To serial interface TI0/TI1/P13 ← Reset  $fx/2^2$ T0 Overflow Timer/event counter  $fx/2^4$ Count register (8) From clock (channel 1) clock input fx/2<sup>6</sup> CP generator Clear  $fx/2^8$ fx/2<sup>10</sup> INTT0 /IRQT0 16-bit timer/event counter mode set signal/ - IRQT0 clear signal Timer operation start RESET Timer/event counter (channel 1) TM12 signal Timer/event counter (When 16-bit timer/event (channel 1) match signal counter mode) (When 16-bit timer/event counter mode) Timer/event counter (channel 1) clear signal (When 16-bit timer/event counter mode)

Figure 6-4. Timer/Event Counter (Channel 0) Block Diagram

M

Figure 6-5. Timer/Event Counter (Channel 1) Block Diagram




Timer/event counter (channel 0) comparator (When 16-bit timer/event counter mode)

#### 6.6 Serial Interface

The  $\mu$ PD754304 incorporates the clocked 8-bit serial interface, and the following three modes are provided.

- Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode

Figure 6-6. Serial Interface Block Diagram



#### 6.7 Bit Sequential Buffer ...... 16 Bits

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.

The data memory is composed of 16 bits and the pmem.@L addressing of a bit manipulation instruction is possible. The bit can be specified indirectly by the L register. In this case, processing can be done by moving the specified bit in sequence by incrementing and decrementing the L register in the program loop.




Figure 6-7. Bit Sequential Buffer Format

Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the L register.

2. In the pmem. @L addressing, the BSB can be manipulated regardless of MBE/MSB specification.

#### 7. INTERRUPT FUNCTION AND TEST FUNCTION

The  $\mu$ PD754304 has seven kinds of interrupt sources and one kind of test source. Two types of edge detection testable inputs are provided for INT2 of the test source.

The interrupt control circuit of the  $\mu$ PD754304 has the following functions.

#### (1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IE×x×) and interrupt master enable flag (IME).
- · Can set any interrupt start address.
- Multiple interrupts wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQxxx). An interrupt generated can be checked by software.
- Release the standby mode. A release interrupt can be selected by the interrupt enable flag.

#### (2) Test function

- Test request flag (IRQxxx) generation can be checked by software.
- · Release the standby mode. The test source to be released can be selected by the test enable flag.




Figure 7-1. Interrupt Control Circuit Block Diagram

Note Noise eliminator (Standby release is disabled when noise eliminator is selected.)

#### 8. STANDBY FUNCTION

In order to save dissipation power while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the  $\mu$ PD754304.

Table 8-1. Operation Status in Standby Mode


Item Mode		STOP mode	HALT mode	
Set instruct	ion	STOP instruction	HALT instruction	
Operation Clock generator status		The system clock stops oscillation.	Only the CPU clock $\Phi$ halts (oscillation continues).	
	Basic interval timer/ Watchdog timer	Operation stops.	Operable (The IRQBT is set in the reference interval).	
	Serial interface	Operable only when an external SCK input is selected as the serial clock.	Operable	
	Timer/event counter	Operable only when a signal input to the Tl0 and Tl1 pins are specified as the count clock.	Operable	
	External interrupt	The INT1, 2, and 4 are operable. Only the INT0 is not operated Note.		
	CPU	The operation stops.		
Release signal		Interrupt request signal sent from the operable hardware enabled by the interrupt enable flag or RESET signal input.		

**Note** Operable only when the noise eliminator is not used (IM02 = 1) by bit 2 of the edge detection mode register (IM0).

#### 9. RESET FUNCTION


There are two reset inputs: external RESET signal and RESET signal sent from the basic interval timer/ watchdog timer. When either one of the RESET signals are input, an internal RESET signal is generated. Figure 9-1 shows the circuit diagram of the above two inputs.

Figure 9-1. Configuration of Reset Function



Generation of the RESET signal initializes each hardware as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.

Figure 9-2. Reset Operation by RESET Signal Generation



Note The following two times can be selected by the mask option.

 $2^{17}$ /fx (21.8 ms : @ 6.0 MHz, 31.3 ms: @ 4.19 MHz)  $2^{15}$ /fx (5.46 ms : @ 6.0 MHz, 7.81 ms: @ 4.19 MHz)

Table 9-1. Status of Each Hardware After Reset (1/2)

			RESET signal generation in the standby mode	RESET signal generation in operation
Program counter (PC) μPD754302		Sets the low-order 3 bits of program memory's address 0000H to the PC10-PC8 and the contents of address 0001H to the PC7-PC0.	Sets the low-order 3 bits of program memory's address 0000H to the PC10-PC8 and the contents of address 0001H to the PC7-PC0.	
		μΡD754304	Sets the low-order 4 bits of program memory's address 0000H to the PC11-PC8 and the contents of address 0001H to the PC7-PC0.	Sets the low-order 4 bits of program memory's address 0000H to the PC11-PC8 and the contents of address 0001H to the PC7-PC0.
PSW Car	ry flag (CY)		Held	Undefined
Skij	Skip flag (SK0-SK2)		0	0
Inte	errupt status flag (IST0, IST1)		0	0
Bar	ank enable flag (MBE, RBE)		Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.
Stack pointer (SP)			Undefined	Undefined
Stack bank s	elect register (SBS)		1000B	1000B
Data memory (RAM)			Held	Undefined
General-purpose register (X, A, H, L, D, E, B, C)			Held	Undefined
Bank select register (MBS, RBS)			0, 0	0, 0
Basic interval	Basic interval Counter (BT)		Undefined	Undefined
timer/watchdog	imer/watchdog Mode register (BTM)		0	0
timer	imer Watchdog timer enable flag (WDTM)		0	0
Timer/event	mer/event Counter (T0)		0	0
counter (T0)	Modulo register (TMOD0)		FFH	FFH
	Mode register (TM0)		0	0
	TOE0, TOUT F/F		0, 0	0, 0
Timer/event	Counter (T1)		0	0
counter (T1)	Modulo register (TMOI	D1)	FFH	FFH
	Mode register (TM1)		0	0
	TOE1, TOUT F/F		0, 0	0, 0
Serial	Shift register (SIO)		Held	Undefined
interface	Operation mode register (CSIM)		0	0
	SBI control register (SBIC)		0	0
	Slave address register (SVA)		Held	Undefined
Clock generator	erator, Processor clock control register (PCC)		0	0
clock output mode register (CLOM)		0	0	

Table 9-1. Status of Each Hardware After Reset (2/2)

	Hardware	RESET signal generation in the standby mode	RESET signal generation in operation
Interrupt	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)
function	Interrupt enable flag (IExxx)	0	0
	Interrupt priority select register (IPS)	0	0
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0
Digital port	Output buffer	Off	Off
	Output latch	Cleared (0)	Cleared (0)
	I/O mode registers (PMGA, B, C)	0	0
	Pull-up resistor setting registers (POGA, B)	0	0
Bit sequential buffers (BSB0-BSB3)		Held	Undefined

#### **★ 10. MASK OPTION**

The  $\mu PD754304$  has the following mask options:

#### Mask option of P50 through P53

Pull-up resistors can be connected to these pins.

- (1) Specify connection of a pull-up resistor in 1-bit units.
- (2) Do not specify connection of a pull-up resistor.

#### • Standby function mask option

The wait time when the  $\overline{\text{RESET}}$  signal is input can be selected.

- (1)  $2^{17}/fx$  (21.8 ms: fx = 6.0 MHz, 31.3 ms: fx = 4.19 MHz)
- (2)  $2^{15}/fx$  (5.46 ms: fx = 6.0 MHz, 7.81 ms: fx = 4.19 MHz)

#### 11. INSTRUCTION SETS

#### (1) Expression formats and description methods of operands

The operand is described in the operand column of each instruction in accordance with the description method for the operand expression format of the instruction. For details, refer to RA75X ASSEMBLER PACKAGE USERS' MANUAL——LANGUAGE (EEU-1363). If there are several elements, one of them is selected. Capital letters and the + and – symbols are key words and are described as they are. For immediate data, appropriate numbers and labels are described.

Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the register flags can be described. However, there are restrictions in the labels that can be described for fmem and pmem. For details, refer to the  $\mu$ PD754304 USER'S MANUAL (U10123E).

Representation format	Description method
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL-, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or label Note 2-bit immediate data or label
fmem pmem	FB0H-FBFH, FF0H-FFFH immediate data or label FC0H-FFFH immediate data or label
addr addr1 caddr faddr	0000H-07FFH immediate data or label (μPD754302) 0000H-0FFFH immediate data or label (μPD754304) 0000H-07FFH immediate data or label (μPD754302) 0000H-0FFFH immediate data or label (μPD754304) 12-bit immediate data or label 11-bit immediate data or label
taddr	20H-7FH immediate data (where bit 0 = 0) or label
PORTn IExxx RBn MBn	PORT0-PORT3, PORT5-PORT8 IEBT, IET0, IET1, IE0-IE2, IE4, IECSI RB0-RB3 MB0, MB15

Note mem can be only used for even address in 8-bit data processing.

#### (2) Legend in explanation of operation

A : A register; 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : XA register pair; 8-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair

XA' : XA' expanded register pair
BC' : BC' expanded register pair
DE' : DE' expanded register pair
HL' expanded register pair

PC: Program counter SP: Stack pointer

CY : Carry flag; bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag
PORTn : Port n (n = 0-3, 5-8)

IME : Interrupt master enable flag
IPS : Interrupt priority select register

IExxx : Interrupt enable flag

RBS : Register bank select register

MBS : Memory bank select register

PCC : Processor clock control register

. : Separation between address and bit

(xx) : The contents addressed by xx

××H : Hexadecimal data

#### (3) Explanation of symbols under addressing area column

*1	MB = MBE•MBS							
'	(MBS = 0, 15)							
	(10100 = 0, 10)							
*2	MB = 0							
*3	MBE = 0 : MB =	0 (000H-07FH)						
	MB =	15 (F80H-FFFH)	Data memory addressing					
	MBE = 1 : MB =	MBS (MBS = 0, 15)						
*4	MB = 15, fmem =	FB0H-FBFH, FF0H-FFFH						
*5	MB = 15, pmem :	= 15, pmem = FC0H-FFFH						
*6	μPD754302	addr = 0000H-07FFH	<b>†</b>					
	μPD754304	addr = 0000H-0FFFH						
*7	addr = (Curren	t PC) - 15 to (Current PC) - 1						
	(Curren	t PC) + 2 to (Current PC) + 16						
	addr1 = (Curren	t PC) - 15 to (Current PC) - 1						
	(Curren	t PC) + 2 to (Current PC) + 16						
*8	μPD754302	caddr = 0000H-07FFH	Program memory addressing					
	μPD754304	caddr = 0000H-0FFFH (PC <sub>12</sub> = 0)						
*9	faddr = 0000H-07	7FFH						
*10	taddr = 0020H-00	)7FH						
*11	μPD754302	addr1 = 0000H-07FFH						
	μPD754304	addr1 = 0000H-0FFFH	•					

Remarks 1. MB indicates memory bank that can be accessed.

- 2. In  $^*2$ , MB = 0 independently of how MBE and MBS are set.
- 3. In \*4 and \*5, MB = 15 independently of how MBE and MBS are set.
- 4. \*6 to \*11 indicate the areas that can be addressed.

#### (4) Explanation of number of machine cycles column

S denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of S varies as follows.

- When no skip is made: S = 0
- When the skipped instruction is a 1- or 2-byte instruction: S = 1
- When the skipped instruction is a 3-byte instruction Note: S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

#### Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock (= tcx); time can be selected from among four types by setting PCC.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Transfer	MOV	A, #n4	1	1	A ← n4		String effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	$XA \leftarrow n8$		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftarrow$ (HL), then L $\leftarrow$ L+1	*1	L = 0
		A, @HL-	1	2+S	$A \leftarrow$ (HL), then L $\leftarrow$ L-1	*1	L = FH
		A, @rpa	1	1	A ← (rpa)	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg1	2	2	A ← reg1		
		XA, rp'	2	2	XA ← rp'		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	хсн	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftrightarrow (HL)$ , then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \leftrightarrow (HL)$ , then $L \leftarrow L-1$	*1	L = FH
		A, @rpa	1	1	$A \leftrightarrow (rpa)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		
Table reference	MOVT	XA, @PCDE	1	3	<ul> <li>μPD754302</li> <li>XA ← (PC₁₀-s+DE)<sub>ROM</sub></li> </ul>		
					<ul> <li>μPD754304</li> <li>XA ← (PC<sub>11-8</sub>+DE)<sub>ROM</sub></li> </ul>		
		XA, @PCXA	1	3	<ul> <li>μPD754302</li> <li>XA ← (PC<sub>10-8</sub>+XA)<sub>ROM</sub></li> </ul>		
					<ul> <li>μPD754304</li> <li>XA ← (PC<sub>11-8</sub>+XA)<sub>ROM</sub></li> </ul>		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM}$ Note	*6	
		XA, @BCXA	1	3	XA ← (BCXA) <sub>ROM</sub> Note	*6	

**Note** To use the  $\mu$ PD754302, clear the most significant bit of the register C and register B to "0". To use the  $\mu$ PD754304, clear the register B to "0".

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	CY ← (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H+mem₃⊸₀.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) ← CY	*4	
		pmem.@L, CY	2	2	$(pmem_{72} + L_{32}.bit(L_{10})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	(H+mem₃-₀.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1+S	A ← A+n4		carry
		XA, #n8	2	2+S	XA ← XA+n8		carry
		A, @HL	1	1+S	$A \leftarrow A + (HL)$	*1	carry
		XA, rp'	2	2+S	XA ← XA+rp'		carry
		rp'1, XA	2	2+S	rp'1 ← rp'1+XA		carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A+(HL)+CY$	*1	
		XA, rp'	2	2	XA, CY ← XA+rp'+CY		
		rp'1, XA	2	2	rp'1, CY ← rp'1+XA+CY		
	SUBS	A, @HL	1	1+S	$A \leftarrow A-(HL)$	*1	borrow
		XA, rp'	2	2+S	XA ← XA–rp'		borrow
		rp'1, XA	2	2+S	rp'1 ← rp'1–XA		borrow
	SUBC	A, @HL	1	1	A, CY ← A−(HL)−CY	*1	
		XA, rp'	2	2	XA, CY ← XA–rp'–CY		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1-XA-CY$		
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∧ XA		
	OR	A, #n4	2	2	$A \leftarrow A \lor n4$		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \lor rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∨ XA		
	XOR	A, #n4	2	2	A ← A ∀ n4		
		A, @HL	1	1	$A \leftarrow A \ \forall \ (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \forall rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∀ XA		
Accumulator	RORC	А	1	1	$CY \leftarrow A_0,  A_3 \leftarrow CY,  A_{n-1} \leftarrow A_n$		
manipulation	NOT	А	2	2	$A \leftarrow \overline{A}$		
Increment	INCS	reg	1	1+S	reg ← reg+1		reg=0
and decrement		rp1	1	1+S	rp1 ← rp1+1		rp1=00H
CONTONION		@HL	2	2+S	(HL) ← (HL)+1	*1	(HL)=0
		mem	2	2+S	(mem) ← (mem)+1	*3	(mem)=0
	DECS	reg	1	1+S	reg ← reg–1		reg=FH
		rp'	2	2+S	rp' ← rp'–1		rp'=FFH

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Comparison	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg=n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A = reg		A=reg
		XA, rp'	2	2+S	Skip if XA = rp'		XA=rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipulation	CLR1	CY	1	1	CY ← 0		
	SKT	CY	1	1+S	Skip if CY = 1		CY=1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory bit	SET1	mem.bit	2	2	(mem.bit) ←1	*3	
manipulation		fmem.bit	2	2	(fmem.bit) ←1	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	(H+mem₃-₀.bit) ←1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ←0	*3	
		fmem.bit	2	2	(fmem.bit) ←0	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	(H+mem₃-o.bit) ←0	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit)=1	*3	(mem.bit)=1
		fmem.bit	2	2+S	Skip if (fmem.bit)=1	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit(L <sub>1-0</sub> ))=1	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if (H+mem <sub>3-0</sub> .bit)=1	*1	(@H+mem.bit)=1
	SKF	mem.bit	2	2+S	Skip if (mem.bit)=0	*3	(mem.bit)=0
		fmem.bit	2	2+8	Skip if (fmem.bit)=0	*4	(fmem.bit)=0
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit(L <sub>1-0</sub> ))=0	*5	(pmem.@L)=0
		@H+mem.bit	2	2+S	Skip if (H+mem <sub>3-0</sub> .bit)=0	*1	(@H+mem.bit)=0
	SKTCLR	fmem.bit	2	2+8	Skip if (fmem.bit)=1 and clear	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit(L <sub>1-0</sub> ))=1 and clear	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if (H+mem <sub>3-0</sub> .bit)=1 and clear	*1	(@H+mem.bit)=1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \land (H+mem_{3-0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{72} + L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∨ (H+mem₃-o.bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY ∀ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ∀ (H+mem₃-₀.bit)	*1	

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Branch	Branch BR Note	addr	-	-	<ul> <li>μPD754302 PC₁₀₀ ← addr Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used.</li> <li>μPD754304 PC₁₁₀ ← addr Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used.</li> </ul>	*6	
		addr1	-	-	<ul> <li>μPD754302 PC₁₀₀ ← addr Select appropriate instruction from among BR !addr, BRA !addr1, BRCB !caddr and BR \$addr1 according to the assembler being used.</li> <li>μPD754304 PC₁₁₋₀ ← addr1 Select appropriate instruction from among BR !addr, BRA !addr1, BRCB !caddr and BR \$addr1 according to the assembler being used.</li> </ul>	*11	
		!addr	3	3	<ul> <li>μPD754302</li> <li>PC<sub>10-0</sub> ← addr</li> <li>μPD754304</li> <li>PC<sub>11-0</sub> ← addr</li> </ul>	*6	
		\$addr	1	2	<ul> <li>μPD754302</li> <li>PC<sub>10-0</sub> ← addr</li> <li>μPD754304</li> <li>PC<sub>11-0</sub> ← addr</li> </ul>	*7	
		\$addr1	1	2	<ul> <li>μPD754302</li> <li>PC<sub>10-0</sub> ← addr1</li> <li>μPD754304</li> <li>PC<sub>11-0</sub> ← addr1</li> </ul>		
		PCDE	2	3	<ul> <li>μPD754302</li> <li>PC10-0 ← PC10-8+DE</li> <li>μPD754304</li> <li>PC11-0 ← PC11-8+DE</li> </ul>		
		PCXA	2	3	<ul> <li>μPD754302</li> <li>PC10-0 ← PC10-8+XA</li> <li>μPD754304</li> <li>PC11-0 ← PC11-8+XA</li> </ul>		

Note The above operations in the double boxes can be performed only in the Mk II mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Branch	BR	BCDE	2	3	● μPD754302 PC <sub>10-0</sub> ← BCDE <sup>Note1</sup>	*6	
					● μPD754304 PC <sub>11-0</sub> ← BCDE Note2		
		BCXA	2	3	<ul> <li>μPD754302</li> <li>PC₁₀₋₀ ← BCXA Note1</li> </ul>	*6	
					● μPD754304 PC <sub>11-0</sub> ← BCXA Note2		
	BRA Note3	!addr1	3	3	<ul> <li>μPD754302</li> <li>PC₁₀-₀ ← addr1</li> </ul>	*11	
					● μPD754304 PC <sub>11-0</sub> ← addr1		
	BRCB	!caddr	2	2	● μPD754302 PC <sub>10-0</sub> ← caddr <sub>10-0</sub>	*8	
					• μPD754304 PC <sub>11-0</sub> ← caddr <sub>11-0</sub>		
Subroutine stack control	CALLANote3	!addr1	3	3	● μPD754302  (SP-2) ← ×, ×, MBE, RBE  (SP-6) (SP-3) (SP-4) ← PC <sub>10-0</sub> (SP-5) ← 0, 0, 0, 0  PC <sub>10-0</sub> ← addr1, SP ← SP-6  ● μPD754304  (SP-2) ← ×, ×, MBE, RBE  (SP-6) (SP-3) (SP-4) ← PC <sub>11-0</sub> (SP-5) ← 0, 0, 0, 0	*11	
	CALL Note3	!addr	3	4	PC <sub>11-0</sub> ← addr1, SP ← SP-6  • $\mu$ PD754302 (SP-3) ← MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) ← PC <sub>10-0</sub> PC <sub>10-0</sub> ← addr, SP ← SP-4  • $\mu$ PD754304 (SP-3) ← MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) ← PC <sub>11-0</sub> PC <sub>11-0</sub> ← addr, SP ← SP-4  • $\mu$ PD754302 (SP-2) ← X, X, MBE, RBE (SP-6) (SP-3) (SP-4) ← PC <sub>10-0</sub> (SP-5) ← 0, 0, 0, 0 PC <sub>10-0</sub> ← addr, SP ← SP-6  • $\mu$ PD754304 (SP-2) ← X, X, MBE, RBE (SP-6) (SP-3) (SP-4) ← PC <sub>11-0</sub> (SP-5) ← 0, 0, 0, 0 PC <sub>10-0</sub> ← addr, SP ← SP-6	*6	

Notes 1. "0" must be set to the most significant bit of the register C and register B.

- 2. "0" must be set to register B.
- **3.** The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Subroutine stack control	CALLF Note	!faddr	2	2	● $\mu$ PD754302 (SP-3) ← MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) ← PC <sub>10-0</sub> PC <sub>10-0</sub> ← faddr, SP ← SP-4	*9	
					● $\mu$ PD754304 (SP-3) ← MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) ← PC <sub>11-0</sub> PC <sub>11-0</sub> ← 0+faddr, SP ← SP-4		
				3	● $\mu$ PD754302 (SP-2) ← x, x, MBE, RBE (SP-6) (SP-3) (SP-4) ← PC <sub>10-0</sub> (SP-5) ← 0, 0, 0, 0 PC <sub>10-0</sub> ← faddr, SP ← SP-6		
					● $\mu$ PD754304 (SP-2) ← x, x, MBE, RBE (SP-6) (SP-3) (SP-4) ← PC <sub>11-0</sub> (SP-5) ← 0, 0, 0, 0 PC <sub>11-0</sub> ← 0+faddr, SP ← SP-6		
	RET Note		1	3	● μPD754302 PC <sub>10-0</sub> ← (SP) (SP+3) (SP+2) MBE, RBE, 0, 0 ← (SP+1), SP ← SP+4		
					● μPD754304 PC <sub>11-0</sub> ← (SP) (SP+3) (SP+2) MBE, RBE, 0, 0 ← (SP+1), SP ← SP+4		
					$ \begin{array}{l} \bullet \; \mu \text{PD754304} \\ \times, \times, \; \text{MBE, RBE} \leftarrow (\text{SP+4}) \\ 0, \; 0, \; 0, \; 0 \leftarrow (\text{SP+1}) \\ \text{PC}_{10-0} \leftarrow (\text{SP}) \; (\text{SP+3}) \; (\text{SP+2}), \; \text{SP} \leftarrow \text{SP+6} \\ \end{array} $		
	RETS Note		1	3+S	● $\mu$ PD754302 MBE, RBE, 0, 0 ← (SP+1) PC <sub>10-0</sub> ← (SP) (SP+3) (SP+2) SP ← SP+4 then skip unconditionally		Unconditional
					● $\mu$ PD754304 MBE, RBE, 0, 0 ← (SP+1) PC <sub>11-0</sub> ← (SP) (SP+3) (SP+2) SP ← SP+4 then skip unconditionally		

**Note** The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Subroutine stack control	RETS Note1		1	3+S	● $\mu$ PD754302 0, 0, 0, 0 ← (SP+1) PC10-0 ← (SP) (SP+3) (SP+2) ×, ×, MBE, RBE ← (SP+4) SP ← SP+6 then skip unconditionally ● $\mu$ PD754304 0, 0, 0, 0 ← (SP+1) PC11-0 ← (SP) (SP+3) (SP+2) ×, ×, MBE, RBE ← (SP+4) SP ← SP+6 then skip unconditionally		Unconditional
	RETI Note1		1	3	● $\mu$ PD754302  MBE, RBE, 0, 0 ← (SP+1)  PC <sub>10-0</sub> ← (SP) (SP+3) (SP+2)  PSW ← (SP+4) (SP+5), SP ← SP+6  ● $\mu$ PD754304  MBE, RBE, 0, 0 ← (SP+1)  PC <sub>11-0</sub> ← (SP) (SP+3) (SP+2)  PSW ← (SP+4) (SP+5), SP ← SP+6		
					● μPD754302 0, 0, 0, 0 ← (SP+1) PC <sub>10-0</sub> ← (SP) (SP+3) (SP+2) PSW ← (SP+4) (SP+5), SP ← SP+6 ● μPD754304 0, 0, 0, 0 ← (SP+1) PC <sub>11-0</sub> ← (SP) (SP+3) (SP+2) PSW ← (SP+4) (SP+5), SP ← SP+6		
	PUSH	rp	1	1	$(SP-1)(SP-2) \leftarrow rp, SP \leftarrow SP-2$		
		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP+1) (SP), SP \leftarrow SP+2$		
		BS	2	2	$MBS \leftarrow (SP+1),RBS \leftarrow (SP),SP \leftarrow SP+2$		
Interrupt	EI		2	2	IME (IPS.3) ← 1		
control		IExxx	2	2	IExxx ← 1		
	DI		2	2	IME (IPS.3) $\leftarrow$ 0		
		IExxx	2	2	IExxx ← 0		
Input/output	IN Note2	A, PORTn	2	2	$A \leftarrow PORTn \qquad \qquad (n = 0-3, 5-8)$		
		XA, PORTn	2	2	$XA \leftarrow PORTn+1, PORTn$ (n = 6)		
	OUT Note2	PORTn, A	2	2	$PORTn \leftarrow A \qquad \qquad (n = 2, 3, 5-8)$		
		PORTn, XA	2	2	PORTn+1, PORTn $\leftarrow$ XA (n = 6)		

**Notes 1.** The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1 and MBS must be set to 15.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
CPU control	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	$RBS \leftarrow n \qquad \qquad (n = 0-3)$		
		MBn	2	2	$MBS \leftarrow n \qquad \qquad (n = 0, 15)$		
	GETI Notes 1, 2	taddr	1	3	<ul> <li>μPD754302</li> <li>When TBR instruction         PC<sub>10-0</sub> ← (taddr)<sub>2-0</sub> + (taddr+1)</li> <li>When TCALL instruction         (SP-4) (SP-1) (SP-2) ← PC<sub>10-0</sub>         (SP-3) ← MBE, RBE, 0, 0         PC<sub>10-0</sub> ← (taddr)<sub>2-0</sub> + (taddr+1)         SP ← SP-4</li> </ul>	*10	
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
					<ul> <li>μPD754304</li> <li>When TBR instruction</li> <li>PC₁₁-₀ ← (taddr) ₂-₀ + (taddr+1)</li> </ul>		
					When TCALL instruction     (SP-4) (SP-1) (SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE, RBE, 0, 0     PC <sub>11-0</sub> ← (taddr) <sub>3-0</sub> + (taddr+1)     SP ← SP-4		
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	• $\mu$ PD754302 • When TBR instruction PC <sub>10-0</sub> $\leftarrow$ (taddr) <sub>2-0</sub> + (taddr+1)	*10	
				4	• When TCALL instruction $ (SP-6) \ (SP-3) \ (SP-4) \leftarrow \ PC_{10-0} $ $ (SP-5) \leftarrow 0,  0,  0,  0 $ $ (SP-2) \leftarrow \times, \times,  MBE,  RBE $ $ PC_{10-0} \leftarrow (taddr)_{2-0} + (taddr+1) $ $ SP \leftarrow SP-6 $		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction

**Notes 1.** The TBR and TCALL instructions are the table definition assembler directives of the GETI instruction.

2. The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Special	GETI Notes 1, 2	taddr	1	4	• $\mu$ PD754304 • When TBR instruction PC <sub>11-0</sub> $\leftarrow$ (taddr) <sub>3-0</sub> + (taddr+1) • When TCALL instruction (SP-6) (SP-3) (SP-4) $\leftarrow$ PC <sub>11-0</sub> (SP-5) $\leftarrow$ 0, 0, 0, 0 (SP-2) $\leftarrow$ x, x, MBE, RBE PC <sub>11-0</sub> $\leftarrow$ (taddr) <sub>3-0</sub> + (taddr+1) SP $\leftarrow$ SP-6	*10	
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction

- Notes 1. The TBR and TCALL instructions are the table definition assembler directives of the GETI instruction.
  - 2. The above operations in the double boxes can be performed only in the Mk II mode.

#### 12. ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings (T<sub>A</sub> = 25 °C)

Parameter	Symbol		Test Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
Input voltage	VII	Except port 5		-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	Port 5	Pull-up resistor incorporated	-0.3 to V <sub>DD</sub> + 0.3	V
			N-ch open-drain	-0.3 to +14	V
Output voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3	V
Output current, high	Іон	Per pin		-10	mA
		For all pins		-30	mA
Output current, low	I <sub>OL</sub> Note	Per pin		30	mA
		For all pins		220	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the quality of the product may be impaired. The absolute maximum ratings are values that may physically damage the products. Be sure to use the products within the ratings.

## Capacitance (T<sub>A</sub> = 25 $^{\circ}$ C, V<sub>DD</sub> = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V			15	pF
I/O capacitance	Сю				15	pF

#### System Clock Oscillator Characteristics (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Constant	Parameter	Testing Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) Note1		1.0		6.0 <sup>Note2</sup>	MHz
	C1 C2	Oscillation stabilization time Note 3	After V <sub>DD</sub> reaches MIN. value of oscillation voltage range			4	ms
Crystal resonator	   va	Oscillation frequency(fx) Note1		1.0		6.0 <sup>Note2</sup>	MHz
	X1 X2	Oscillation stabilization time Note3	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$			10	ms
	C1					30	ms
External clock	X1 X2	X1 input frequency (fx) Note1		1.0		6.0 <sup>Note2</sup>	MHz
	<b>A</b>	X1 input high- and low-level widths (txH, txL)		83.3		500	ns

- **Notes 1.** Only the oscillator characteristics are shown. For the instruction execution time, refer to **AC Characteristics**.
  - 2. If the oscillation frequency is 4.19 MHz < fx  $\leq$  6.0 MHz at 1.8 V  $\leq$  V<sub>DD</sub> < 2.7 V, set the processor control register (PCC) to a value other than 0011. If the PCC is set to 0011, the rated cycle time of 0.95  $\mu$ s is not satisfied.
  - **3.** Oscillation stabilization time is a time required for oscillation to stabilize after application of  $V_{DD}$ , or after the STOP mode has been released.

Caution When using the oscillation circuit of the main system clock, wire the portion enclosed in dotted lines in the figures as follows to avoid adverse influences on the wiring capacitance:

- Keep the wire length as short as possible.
- Do not cross other signal lines.
- Do not route the wiring in the vicinity of lines though which a high fluctuating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit as the same potential as Vss.
- Do not connect the power source pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.


## **Recommended Oscillation Circuit Constants**

## Ceramic Resonator ( $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ )

Manufacturer	Product	Frequency	Recommended Cir	cuit Constants (pF)	Oscillation Volt	age Range (VDD)	Remarks
		(MHz)	C1	C2	MIN.	MAX.	
Murata	CSB1000J Note	1.0	100	100	2.7	5.5	$Rd = 5.6 k\Omega$
Mfg. Co., Ltd	CSA2.00MG	2.0	30	30	1.8	5.5	
	CST2.00MG		-	_			Capacitor incorporated
	CSA3.58MG	3.58	30	30	1.8	5.5	
	CST3.58MGW		_	_			Capacitor incorporated
	CSA3.58MGU		30	30			
	CST3.58MGWU		-	_			Capacitor incorporated
	CSA4.00MG	4.0	30	30	2.0	5.5	
	CST4.00MGW		_	_			Capacitor incorporated
	CSA4.00MGU		30	30	1.8	1	
	CST4.00MGWU		_	_			Capacitor incorporated
	CSA6.00MG	6.0	30	30	2.9	5.5	
	CST6.00MGW		_	_			Capacitor incorporated
	CSA6.00MGU		30	30	1.8	1	
	CST6.00MGWU		_	_			Capacitor incorporated
Kyocera Corp.	KBR-1000F/Y	1.0	100	100	1.8	5.5	T <sub>A</sub> = -20 to +80 °C
	KBR-2.0MS	2.0	47	47	2.0	5.5	
	KBR-4.0MSA	4.0	33	33	1.8	5.5	
	KBR-4.0MKS		_	_			Capacitor incorporated, T <sub>A</sub> = -20 to +80 °C
	PBRC 4.00A		33	33			T <sub>A</sub> = -20 to +80 °C
	PBRC 4.00B		_	_			Capacitor incorporated, T <sub>A</sub> = -20 to +80 °C
	KBR-6.0MSA	6.0	33	33	1.8	5.5	T <sub>A</sub> = -20 to +80 °C
	PBRC 6.00A						
	PBRC 6.00B		_	_			Capacitor incorporated, T <sub>A</sub> = -20 to +80 °C
TDK	CCR1000K2	1.0	100	100	1.8	5.5	
	CCR2.0MC33	2.0	-	_			Capacitor incorporated
	CCR4.19MC3	4.19	1				
	FCR4.19MC5						
	CCR6.0MC3	6.0					

 $\star$ 

**Note** If using Murata's CSB1000J (1.0 MHz) as the ceramic resonator, a limited resistor (Rd =  $5.6 \text{ k}\Omega$ ) is required (see figure below). If using any other recommended resonator, no limited resistor is needed.



Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation, but do not guarantee oscillation frequency accuracy. If oscillation frequency accuracy is required for actual circuits, it is necessary to adjust the oscillation frequency of the resonator in the circuit. Please inquire directly to the maker of the resonator for data as needed.

## DC Characteristics (T<sub>A</sub> = -40 to + 85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol		Test Condition	s	MIN.	TYP.	MAX.	Unit
Output current, low	loL	Per pin					15	mA
		For all pins					150	mA
Input voltage, high	V <sub>IH1</sub>	Ports 2, 3, 8		2.7 V≤V <sub>DD</sub> ≤5.5 V	0.7 VDD		V <sub>DD</sub>	V
				1.8 V≤V <sub>DD</sub> <2.7 V	0.9 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	Ports 0, 1, 6	, 7, RESET	2.7 V≤V <sub>DD</sub> ≤5.5 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
				1.8 V≤V <sub>DD</sub> <2.7 V	0.9 V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH3	Port 5	Pull-up resistor	2.7 V≤V <sub>DD</sub> ≤5.5 V	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
			incorporated	1.8 V≤V <sub>DD</sub> <2.7 V	0.9 V <sub>DD</sub>		V <sub>DD</sub>	V
			N-ch open drain	2.7 V≤V <sub>DD</sub> ≤5.5 V	0.7 V <sub>DD</sub>		13	V
				1.8 V≤VDD<2.7 V	0.9 V <sub>DD</sub>		13	V
	V <sub>IH4</sub>	X1			V <sub>DD</sub> -0.1		V <sub>DD</sub>	V
Input voltage, low	VIL1	Ports 2, 3, 5	, 8	2.7 V≤VDD≤5.5 V	0		0.3 V <sub>DD</sub>	V
				1.8 V≤V <sub>DD</sub> <2.7 V	0		0.1 V <sub>DD</sub>	V
	V <sub>IL2</sub>	Ports 0, 1, 6	, 7, RESET	2.7 V≤V <sub>DD</sub> ≤5.5 V	0		0.2 V <sub>DD</sub>	V
				1.8 V≤VDD<2.7 V	0		0.1 V <sub>DD</sub>	V
	VIL3	X1			0		0.1	V
Output voltage, high	Vон	SCK, SO, po	orts 2, 3, 6, 7, 8	он = -1 mA	V <sub>DD</sub> -0.5			V
Output voltage, low	V <sub>OL1</sub>	SCK, SO, po	orts 2, 3, 5, 6, 7, 8	IoL = 15 mA		0.2	2.0	V
				V <sub>DD</sub> = 5 V±10%				
				IoL = 1.6 mA			0.4	V
	V <sub>OL2</sub>	SB0	N-ch open-drain p	ull-up resistor≥1 kΩ			0.2 V <sub>DD</sub>	V
Input leak current, high	ILIH1	Vı = Vdd	Pins other than X	1			3	μΑ
	I <sub>LIH2</sub>		X1				20	μΑ
	Ішнз	Vı = 13 V	Port 5 (N-ch oper	n drain)			20	μΑ
Input leak current, low	ILIL1	V1 = 0 V	Pins other than X	1 and port 5			-3	μΑ
	ILIL2		X1				-20	μΑ
	ILIL3		Port 5 (N-ch oper	n drain)			-3	μΑ
			Other than input	instruction				
			execution time					
			Port 5 (N-ch oper	n drain) Input			-30	μΑ
			Input instruction e	execution time		-10	-27	μΑ
						-3	-8	μΑ
Output leak current, high	Ісон1	Vo = VDD	SCK, SO/SB0, po				3	μΑ
			port 5 (with on-ch	nip pull-up resistor)				
	110Н2	Vo = 13 V	Port 5 (N-ch oper	n drain)			20	μΑ
Output leak current, low	Ісос	Vo = 0 V	T				-3	μΑ
On-chip pull-up resistor	R <sub>L1</sub>	V1 = 0 V	Ports 0 to 3 and 6	to 8 (except P00 pin)	50	100	200	kΩ
	R <sub>L2</sub>		Port 5		15	30	60	kΩ

## DC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 1.8 to 5.5 V)


Parameter	Symbol		Test Conditions	S		MIN.	TYP.	MAX.	Unit
Supply current Note1	I <sub>DD1</sub>	6.00 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\% ^{\text{Note2}}$			1.50	5.00	mA	
		Crystal resonator	$V_{DD}$ = 3.0 $V$ $\pm$	10%	Note3		0.33	1.00	mA
	I <sub>DD2</sub>	C1 = C2 = 22 pF	HALT mode	V <sub>DD</sub>	= 5.0 V ± 10%		0.61	1.85	mA
				V <sub>DD</sub>	= 3.0 V ± 10%		0.24	0.75	mA
	I <sub>DD1</sub>	4.19 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\% \text{ Note2}$			1.20	3.50	mA	
		Crystal resonator	$V_{DD}$ = 3.0 $V$ $\pm$	10%	Note3		0.17	0.55	mA
	I <sub>DD2</sub>	C1 = C2 = 22 pF	HALT mode	V <sub>DD</sub>	= 5.0 V ± 10%		0.40	1.50	mA
				V <sub>DD</sub>	= 3.0 V ± 10%		0.13	0.50	mA
	I <sub>DD5</sub>	STOP mode	V <sub>DD</sub> = 5.0 V ± 10%				0.05	10.0	μΑ
			V <sub>DD</sub> = 3.0 V ±	10%			0.02	5.00	μΑ
					T <sub>A</sub> = 25 °C		0.02	3.00	μΑ

- Notes 1. Does not include current fed to on-chip pull-up resistor.
  - 2. When processor clock control register (PCC) is set to 0011, during high-speed mode.
  - 3. When PCC is set to 0000, during low-speed mode.

<b>AC Characteristics</b>	(T <sub>A</sub> = $-40$ to $+85$ °C	$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$
---------------------------	-------------------------------------	--

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle time Note1	tcy	When system	V <sub>DD</sub> = 2.7 to 5.5 V	0.67		64	μs
(Minimum instruction execution time = 1 machine cycle)		clock is used		0.95		64	μs
TI0, TI1 input frequency	f⊤ı	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		0		1	MHz
				0		275	kHz
TI0, TI1 input high- and	<b>t</b> тін, <b>t</b> ті∟	V <sub>DD</sub> = 2.7 to 5.5 V		0.48			μs
low-level width				1.8			μs
Interrupt input high- and	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level width			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0-7		10			μs
RESET low-level width	trsL			10			μs

- Notes 1. The CPU clock (Φ) cycle time (minimum instruction execution time) is determined by the ocillation frequency of the connected resonator and the processor clock control register (PCC). The figure on the right shows the cycle time tcy characteristics against the supply voltage VDD when the system clock is used.
  - 2. 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).





#### **Serial Transfer Operation**

## 2-wire and 3-wire Serial I/O Mode (SCK...Internal clock output) (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test Condit	Test Conditions			MAX.	Unit
SCK cycle time	tkcY1	V <sub>DD</sub> = 2.7 to 5.5 V		1300			ns
				3800			ns
SCK high- and	t <sub>KL1</sub> ,	V <sub>DD</sub> = 2.7 to 5.5 V	tkcy1/2-50			ns	
low-level width	t <sub>KH1</sub>		tксү1/2-150			ns	
SI <sup>Note1</sup> setup time	tsiĸ1	V <sub>DD</sub> = 2.7 to 5.5 V		150			ns
(to <del>SCK</del> ↑)				500			ns
SI <sup>Note1</sup> hold time	tksi1	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
(from SCK↑)				600			ns
SCK↓→SO <sup>Note1</sup>	tkso1	$R = 1 \text{ k}\Omega$ , $C = 100 \text{ pF}$ Note2	V <sub>DD</sub> = 2.7 to 5.5 V	0		250	ns
output delay time				0		1000	ns

Notes 1. SB0 in the 2-wire serial I/O mode.

2. R and C are the load resistance and load capacitance of the SO output line.


## 2-wire and 3-wire Serial I/O Mode ( $\overline{SCK}$ ...External clock input) (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test Condit	Test Conditions			MAX.	Unit
SCK cycle time	tkCY2	V <sub>DD</sub> = 2.7 to 5.5 V		800			ns
				3200			ns
SCK high- and	tĸL2,	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> = 2.7 to 5.5 V				ns
low-level width	t <sub>KH2</sub>						ns
SI <sup>Note1</sup> setup time	tsık2	V <sub>DD</sub> = 2.7 to 5.5 V	100			ns	
(to <del>SCK</del> ↑)				150			ns
SI <sup>Note1</sup> hold time	t <sub>KSI2</sub>	V <sub>DD</sub> = 2.7 to 5.5 V		400			ns
(from $\overline{SCK} \uparrow$ )				600			ns
SCK↓→SO <sup>Note1</sup>	tkso2	$R = 1 \text{ k}\Omega$ , $C = 100 \text{ pF}$ Note2	V <sub>DD</sub> = 2.7 to 5.5 V	0		300	ns
output delay time				0		1000	ns

Notes 1. SB0 in the 2-wire serial I/O mode.


2. R and C are the load resistance and load capacitance of the SO output line.

## AC Timing Test Points (Excluding X1 Input)




Note For the values, refer to the DC Characteristics.

## **Clock Timing**




## TI0, TI1 Timing






## **Serial Transfer Timing**


## 3-wire Serial I/O Mode




## 2-wire Serial I/O Mode



#### **Interrupt Input Timing**



## **RESET** Input Timing




## Data Memory STOP Mode Low-Supply Voltage Data Retention Characteristics ( $T_A = -40$ to +85 °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		Note2		ms
wait time Note1		Release by interrupt request		Note3		ms


- **Notes 1.** The oscillation stabilization wait time is the time during which the CPU operation is stopped to avoid unstable operation at oscillation start.
  - 2.  $2^{17}$ /fx and  $2^{15}$ /fx can be selected with mask option.
  - 3. Depends on setting of basic interval timer mode register (BTM) (see table below).

ВТМ3	BTM2	BTM1	ВТМ0	Wait Time	
				When fx = 4.19 MHz	When fx = 6.0 MHz
-	0	0	0	2 <sup>20</sup> /fx (Approx. 250 ms)	2 <sup>20</sup> /fx (Approx. 175 ms)
-	0	1	1	2 <sup>17</sup> /fx (Approx. 31.3 ms)	2 <sup>17</sup> /fx (Approx. 21.8 ms)
-	1	0	1	2 <sup>15</sup> /fx (Approx. 7.81 ms)	2 <sup>15</sup> /fx (Approx. 5.46 ms)
_	1	1	1	2 <sup>13</sup> /fx (Approx. 1.95 ms)	2 <sup>13</sup> /fx (Approx. 1.37 ms)


**★ Data Retention Timing (on releasing STOP mode by RESET)** 




**★** Data Retention Timing (Standby release signal: on releasing STOP mode by interrupt signal)



## 13. CHARACTERISTICS CURVES (REFERENCE VALUES)




IDD VS VDD (System Clock: 4.19-MHz Crystal Resonator)





## 14. PACKAGE DRAWING


## 36 PIN PLASTIC SHRINK SOP (300 mil)



detail of lead end







#### NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

P36GM-80-300B-3

ITEM	MILLIMETERS	INCHES		
Α	15.54 MAX.	0.612 MAX.		
В	0.97 MAX.	0.039 MAX.		
С	0.8 (T.P.)	0.031 (T.P.)		
D	0.35+0.10	$0.014^{+0.004}_{-0.003}$		
E	0.125±0.075	0.005±0.003		
F	1.8 MAX.	0.071 MAX.		
G	1.55	0.061		
Н	7.7±0.3	0.303±0.012		
I	5.6	0.220		
J	1.1	0.043		
K	0.20+0.10	$0.008^{+0.004}_{-0.002}$		
L	0.6±0.2	0.024+0.008		
М	0.10	0.004		
N	0.10	0.004		

#### 15. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD754304 should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 15-1. Surface Mounting Type Soldering Conditions

 $\mu$ PD754302GS- $\times\times$ : 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)  $\mu$ PD754304GS- $\times\times$ : 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)  $\mu$ PD754302GS(A)- $\times\times$ : 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)  $\mu$ PD754304GS(A)- $\times\times$ : 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)

Soldering Method	Soldering Conditions	Symbol
Infrared rays reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (at 210 °C or higher), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (at 200 °C or higher), Count: Twice or less	VP15-00-2
Wave soldering	Solder temperature: 260 °C or below, Time: 10 seconds max., Count: Once, Preheating temperature: 120 °C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).

## APPENDIX A. COMPARISON OF FUNCTIONS AMONG $\mu$ PD750004, 754304, AND 75P4308

Item		μPD750004	μPD754304	μPD75P4308		
Program memory		Mask ROM 0000H-0FFFH (4096 × 8 bits)	Mask ROM 0000H-0FFFH (4096 × 8 bits)	One-time PROM 0000H-1FFFH (8192 × 8 bits)		
Data memo	ry	000H-1FFH (512 × 4 bits)	oits) 000H-0FFH (256 × 4 bits)			
CPU		75XL CPU	75XL CPU			
Instruction execution	w/main system clock	• 0.67, 1.33, 2.67, or 10.7 • 0.95, 1.91, 3.81, or 15.3	,			
time	w/subsystem clock	• 122 μs (at 32.768 kHz)	No subsystem clock			
I/O port	CMOS input	8 (of which 7 can be conne	ected with on-chip pull-up res	istor via software)		
	CMOS I/O	18 (on-chip pull-up resistor	can be connected via softwa	are)		
	N-ch open-drain I/O (withstand 13 V)	8 (pull-up resistor can be connected by mask option)	4 (pull-up resistor can be connected by mask option)	4 (no mask option)		
	Total	34	30 (no port 4 pins)			
Timer		4 channels  • Basic interval timer/ watchdog timer  • 8-bit timer/event counter  • 8-bit timer  • Watch timer	3 channels  • Basic interval timer/watchdog timer  • 8-bit timer/event counter 0 (fx/2² added)  • 8-bit timer/event counter 1 (TI1, fx/2² added)  (can be used as 16-bit timer/event counter)			
Clock outpu	t (PCL)	<ul> <li>Φ, 524, 262, or 65.5 kHz (main system clock: 4.19</li> <li>Φ, 750, 375, or 93.8 kHz (main system clock: 6.0 N</li> </ul>	,			
BUZ output		Provided	None			
Serial interface		3 modes are supported • 3-wire serial I/O mode MSB/LSB first selectable • 2-wire serial I/O mode • SBI mode	2 modes are supported • 3-wire serial I/O mode ··· • 2-wire serial I/O mode	MSB/LSB first selectable		
Watch mode	e register (WM)	Provided	None			
System clock control register (SCC)						
Suboscillation circuit control register (SOS)						
MBS registe	er	MB0, 1	MB0 only			
Stack area	(SBS1, 0)					

Item	μPD750004	μPD754304	μPD75P4308
TM0, 1 registers	Bits 0, 1, and 7 are fixed to 0		_
Vectored interrupt	External: 3, internal: 4		
Test input	External: 1, internal: 1	External: 1	
Test enable flag (IEW)	Provided	None	
Test request flag (IRQW)			
Supply voltage	V <sub>DD</sub> = 2.2 to 5.5 V V <sub>DD</sub> = 1.8 to 5.5 V		
Operating ambient temperature	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$		
Package	• 42-pin plastic shrink DIP (600 mil) • 44-pin plastic QFP (10 × 10 mm)	• 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)	

#### APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for development of application systems using the  $\mu$ PD754304. In the 75XL Series, a common relocatable assembler is used in combination with a device file dedicated to each model.

## Language processor

RA75X relocatable assembler	Host machine			Order code
		os	Supply media	(part number)
	PC-9800 series	MS-DOS <sup>TM</sup>	3.5" 2HD	μS5A13RA75X
		Ver. 3.30 to	5" 2HD	μS5A10RA75X
	IBM PC/AT <sup>TM</sup> or	Refer to	3.5" 2HC	μS7B13RA75X
	compatible machine	"OS for IBM PC"	5" 2HC	μS7B10RA75X

Device file	Host machine			Order code
	Troot macrimic	os	Supply media	(part number)
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13DF754304
		Ver. 3.30 to Ver. 6.2 Note	5" 2HD	μS5A10DF754304
	IBM PC/AT or	Refer to	3.5" 2HC	μS7B13DF754304
	compatible machine	"OS for IBM PC"	5" 2HC	μS7B10DF754304

## **PROM** writing tools

Hardware	PG-1500	The PG-1500 is a PROM programmer that can program PROM-contained single-chip microcontrollers in the standalone mode or under control of a host machine, when connected with an accessory board and an optional programmer adapter.  It can also program representative PROMs including 256K-bit to 4M-bit models.				
	PA-75P4308GS	This is a PROM prog to the PG-1500.	This is a PROM programmer adapter dedicated to the $\mu$ PD75P4308GS and connected to the PG-1500.			
Software	PG-1500 controller	This connects the PG-1500 and a host machine with a serial or parallel interface to control the PG-1500 from the host machine.				
		Host machine			Order code	
			OS	Supply media	(part number)	
		PC-9800 series	MS-DOS	3.5" 2HD	μS5A13PG1500	
			Ver. 3.30 to Ver. 6.2 Note	5" 2HD	μS5A10PG1500	
		IBM PC/AT or	Refer to	3.5" 2HD	μS7B13PG1500	
		compatible machine	"OS for IBM PC"	5" 2HC	μS7B10PG1500	

Note Although Ver.5.00 and later have a task swap function, this function cannot be used with this software.

**Remark** The operation of the assembler, device file and PG-1500 controller is guaranteed only on the above host machine and OS.

## **Debugging tools**

The in-circuit emulators (IE-75000-R and IE-75001-R) are available as the program debugging tool for the  $\mu$ PD754304.

The system configurations are described as follows.

Hardware	IE-75000-R Note 1	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X series and 75XL series. When developing a $\mu$ PD754304 subseries, the emulation board IE-75300-R-EM and emulation probe that are sold separately must be used with the IE-75000-R. By connecting with the host machine and the PROM programmer, efficient debugging can be made. It contains the emulation board IE-75000-R-EM which is connected.			
	IE-75001-R	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X series and 75XL series. When developing a μPD754304 subseries, the emulation board IE-75300-R-EM and emulation probe which are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programmer.  Emulation board for evaluating the application systems that use a μPD754304 subseries. It must be used with the IE-75000-R or IE-75001-R.  Emulation probe for the μPD754304GS. It must be connected to IE-75000-R (or IE-75001-R) and IE-75300-R-EM. It is supplied with the flexible board EV-9500GS-36 which facilitates connection to a target system.			
	IE-75300-R-EM				
	EP-754304GS-R  EV-9500GS-36				
Software	IE control program		00-R or IE-75001-R to E-75000-R or IE-75001		-232-C and Centronix
		Host machine	Supply media	Order code (Part number)	
		PC-9800 series	MS-DOS	3.5" 2HD	μS5A13IE75X
			Ver. 3.30 to Ver. 6.2 Note 2	5" 2HD	μS5A10IE75X
		IBM PC/AT or Refer to		3.5" 2HC	μS7B13IE75X
		compatible machine	"OS for IBM PC"	5" 2HC	μS7B10IE75X

#### Notes 1. Maintenance parts

2. Although Ver.5.00 and later have a task swap function, this function cannot be used with this software.

Remark Operation of the IE control program is guaranteed only on the above host machines and OSs.

#### OS for IBM PC

The following IBM PC OS's are supported.

os	Version
PC DOS™	Ver. 5.02 to Ver. 6.3 J6.1/V Note to J6.3/V Note
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V Note to 6.2/V Note
IBM DOS™	J5.02/V Note

Note Only English version is supported.

Caution Ver. 5.0 and later have the task swap function, but this function cannot be used for this software.

#### APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

## **Device related documents**

Document Name	Document Number	
	Japanese	English
μPD754302, 754304 Data Sheet	U10797J	This document
μPD75P4308 Data Sheet	U10909J	U10909E
μPD754304 User's Manual	U10123J	U10123E
μPD754304 Instruction Table	IEM-5605	_
75XL Series Selection Guide	U10453J	U10453E

## **Development tool related documents**

Document Name		Documer	t Number	
	Document Name			English
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	EEU-1493
	EP-754304GS-R User's Manual		U10677J	U10677E
	PG-1500 User's Manual		EEU-651	EEU-1335
Software	RA75X Assembler Package User's Manual	Operation	EEU-731	EEU-1346
		Language	EEU-730	EEU-1363
	PG-1500 Controller User's Manual	PC-9800 series (MS-DOS) base	EEU-704	EEU-1291
		PC-9800 series (PC DOS) base	EEU-5008	U10540E

#### Other related documents

Document Name	Document Number	
	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Static Electricity Discharge (ESD) Test	MEM-539	_
Guide to Quality Assurance for Semiconductor Devices	MEI-603	MEI-1202
Microcomputer Related Product Guide - Other Manufacturers	MEI-604	_

Caution These documents are subject to change without notice. Be sure to read the latest documents.



[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

## **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### **NEC Electronics Italiana s.r.1.**

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

## **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

## **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### **NEC Electronics (France) S.A.**

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

## **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130

Tel: 253-8311 Fax: 250-3583

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

#### **NEC do Brasil S.A.**

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

MS-DOS is a trademark of Microsoft Corporation.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5